yizhi-js-lib/favicon-trap
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

bindings: update const_generator.py, and update all binding constants

Browse Source
This commit is contained in:
Nguyen Anh Quynh
2022-01-01 09:24:28 +08:00
parent 57699b69bb
commit 6813e4a042
21 changed files with 1679 additions and 386 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
bindings/go/unicorn/m68k_const.go
View File

@ -4,15 +4,15 @@ const (
// M68K CPU
CPU_M5206_CPU = 0
CPU_M68000_CPU = 1
CPU_M68020_CPU = 2
CPU_M68030_CPU = 3
CPU_M68040_CPU = 4
CPU_M68060_CPU = 5
CPU_M5208_CPU = 6
CPU_CFV4E_CPU = 7
CPU_ANY_CPU = 8
CPU_M68K_M5206 = 0
CPU_M68K_M68000 = 1
CPU_M68K_M68020 = 2
CPU_M68K_M68030 = 3
CPU_M68K_M68040 = 4
CPU_M68K_M68060 = 5
CPU_M68K_M5208 = 6
CPU_M68K_CFV4E = 7
CPU_M68K_ANY = 8
// M68K registers

259
bindings/go/unicorn/riscv_const.go
View File

@ -54,41 +54,168 @@ const (
RISCV_REG_X30 = 31
RISCV_REG_X31 = 32
// RISCV CSR
RISCV_REG_USTATUS = 33
RISCV_REG_UIE = 34
RISCV_REG_UTVEC = 35
RISCV_REG_USCRATCH = 36
RISCV_REG_UEPC = 37
RISCV_REG_UCAUSE = 38
RISCV_REG_UTVAL = 39
RISCV_REG_UIP = 40
RISCV_REG_FFLAGS = 41
RISCV_REG_FRM = 42
RISCV_REG_FCSR = 43
RISCV_REG_CYCLE = 44
RISCV_REG_TIME = 45
RISCV_REG_INSTRET = 46
RISCV_REG_HPMCOUNTER3 = 47
RISCV_REG_HPMCOUNTER4 = 48
RISCV_REG_HPMCOUNTER5 = 49
RISCV_REG_HPMCOUNTER6 = 50
RISCV_REG_HPMCOUNTER7 = 51
RISCV_REG_HPMCOUNTER8 = 52
RISCV_REG_HPMCOUNTER9 = 53
RISCV_REG_HPMCOUNTER10 = 54
RISCV_REG_HPMCOUNTER11 = 55
RISCV_REG_HPMCOUNTER12 = 56
RISCV_REG_HPMCOUNTER13 = 57
RISCV_REG_HPMCOUNTER14 = 58
RISCV_REG_HPMCOUNTER15 = 59
RISCV_REG_HPMCOUNTER16 = 60
RISCV_REG_HPMCOUNTER17 = 61
RISCV_REG_HPMCOUNTER18 = 62
RISCV_REG_HPMCOUNTER19 = 63
RISCV_REG_HPMCOUNTER20 = 64
RISCV_REG_HPMCOUNTER21 = 65
RISCV_REG_HPMCOUNTER22 = 66
RISCV_REG_HPMCOUNTER23 = 67
RISCV_REG_HPMCOUNTER24 = 68
RISCV_REG_HPMCOUNTER25 = 69
RISCV_REG_HPMCOUNTER26 = 70
RISCV_REG_HPMCOUNTER27 = 71
RISCV_REG_HPMCOUNTER28 = 72
RISCV_REG_HPMCOUNTER29 = 73
RISCV_REG_HPMCOUNTER30 = 74
RISCV_REG_HPMCOUNTER31 = 75
RISCV_REG_CYCLEH = 76
RISCV_REG_TIMEH = 77
RISCV_REG_INSTRETH = 78
RISCV_REG_HPMCOUNTER3H = 79
RISCV_REG_HPMCOUNTER4H = 80
RISCV_REG_HPMCOUNTER5H = 81
RISCV_REG_HPMCOUNTER6H = 82
RISCV_REG_HPMCOUNTER7H = 83
RISCV_REG_HPMCOUNTER8H = 84
RISCV_REG_HPMCOUNTER9H = 85
RISCV_REG_HPMCOUNTER10H = 86
RISCV_REG_HPMCOUNTER11H = 87
RISCV_REG_HPMCOUNTER12H = 88
RISCV_REG_HPMCOUNTER13H = 89
RISCV_REG_HPMCOUNTER14H = 90
RISCV_REG_HPMCOUNTER15H = 91
RISCV_REG_HPMCOUNTER16H = 92
RISCV_REG_HPMCOUNTER17H = 93
RISCV_REG_HPMCOUNTER18H = 94
RISCV_REG_HPMCOUNTER19H = 95
RISCV_REG_HPMCOUNTER20H = 96
RISCV_REG_HPMCOUNTER21H = 97
RISCV_REG_HPMCOUNTER22H = 98
RISCV_REG_HPMCOUNTER23H = 99
RISCV_REG_HPMCOUNTER24H = 100
RISCV_REG_HPMCOUNTER25H = 101
RISCV_REG_HPMCOUNTER26H = 102
RISCV_REG_HPMCOUNTER27H = 103
RISCV_REG_HPMCOUNTER28H = 104
RISCV_REG_HPMCOUNTER29H = 105
RISCV_REG_HPMCOUNTER30H = 106
RISCV_REG_HPMCOUNTER31H = 107
RISCV_REG_MCYCLE = 108
RISCV_REG_MINSTRET = 109
RISCV_REG_MCYCLEH = 110
RISCV_REG_MINSTRETH = 111
RISCV_REG_MVENDORID = 112
RISCV_REG_MARCHID = 113
RISCV_REG_MIMPID = 114
RISCV_REG_MHARTID = 115
RISCV_REG_MSTATUS = 116
RISCV_REG_MISA = 117
RISCV_REG_MEDELEG = 118
RISCV_REG_MIDELEG = 119
RISCV_REG_MIE = 120
RISCV_REG_MTVEC = 121
RISCV_REG_MCOUNTEREN = 122
RISCV_REG_MSTATUSH = 123
RISCV_REG_MUCOUNTEREN = 124
RISCV_REG_MSCOUNTEREN = 125
RISCV_REG_MHCOUNTEREN = 126
RISCV_REG_MSCRATCH = 127
RISCV_REG_MEPC = 128
RISCV_REG_MCAUSE = 129
RISCV_REG_MTVAL = 130
RISCV_REG_MIP = 131
RISCV_REG_MBADADDR = 132
RISCV_REG_SSTATUS = 133
RISCV_REG_SEDELEG = 134
RISCV_REG_SIDELEG = 135
RISCV_REG_SIE = 136
RISCV_REG_STVEC = 137
RISCV_REG_SCOUNTEREN = 138
RISCV_REG_SSCRATCH = 139
RISCV_REG_SEPC = 140
RISCV_REG_SCAUSE = 141
RISCV_REG_STVAL = 142
RISCV_REG_SIP = 143
RISCV_REG_SBADADDR = 144
RISCV_REG_SPTBR = 145
RISCV_REG_SATP = 146
RISCV_REG_HSTATUS = 147
RISCV_REG_HEDELEG = 148
RISCV_REG_HIDELEG = 149
RISCV_REG_HIE = 150
RISCV_REG_HCOUNTEREN = 151
RISCV_REG_HTVAL = 152
RISCV_REG_HIP = 153
RISCV_REG_HTINST = 154
RISCV_REG_HGATP = 155
RISCV_REG_HTIMEDELTA = 156
RISCV_REG_HTIMEDELTAH = 157
// Floating-point registers
RISCV_REG_F0 = 33
RISCV_REG_F1 = 34
RISCV_REG_F2 = 35
RISCV_REG_F3 = 36
RISCV_REG_F4 = 37
RISCV_REG_F5 = 38
RISCV_REG_F6 = 39
RISCV_REG_F7 = 40
RISCV_REG_F8 = 41
RISCV_REG_F9 = 42
RISCV_REG_F10 = 43
RISCV_REG_F11 = 44
RISCV_REG_F12 = 45
RISCV_REG_F13 = 46
RISCV_REG_F14 = 47
RISCV_REG_F15 = 48
RISCV_REG_F16 = 49
RISCV_REG_F17 = 50
RISCV_REG_F18 = 51
RISCV_REG_F19 = 52
RISCV_REG_F20 = 53
RISCV_REG_F21 = 54
RISCV_REG_F22 = 55
RISCV_REG_F23 = 56
RISCV_REG_F24 = 57
RISCV_REG_F25 = 58
RISCV_REG_F26 = 59
RISCV_REG_F27 = 60
RISCV_REG_F28 = 61
RISCV_REG_F29 = 62
RISCV_REG_F30 = 63
RISCV_REG_F31 = 64
RISCV_REG_PC = 65
RISCV_REG_ENDING = 66
RISCV_REG_F0 = 158
RISCV_REG_F1 = 159
RISCV_REG_F2 = 160
RISCV_REG_F3 = 161
RISCV_REG_F4 = 162
RISCV_REG_F5 = 163
RISCV_REG_F6 = 164
RISCV_REG_F7 = 165
RISCV_REG_F8 = 166
RISCV_REG_F9 = 167
RISCV_REG_F10 = 168
RISCV_REG_F11 = 169
RISCV_REG_F12 = 170
RISCV_REG_F13 = 171
RISCV_REG_F14 = 172
RISCV_REG_F15 = 173
RISCV_REG_F16 = 174
RISCV_REG_F17 = 175
RISCV_REG_F18 = 176
RISCV_REG_F19 = 177
RISCV_REG_F20 = 178
RISCV_REG_F21 = 179
RISCV_REG_F22 = 180
RISCV_REG_F23 = 181
RISCV_REG_F24 = 182
RISCV_REG_F25 = 183
RISCV_REG_F26 = 184
RISCV_REG_F27 = 185
RISCV_REG_F28 = 186
RISCV_REG_F29 = 187
RISCV_REG_F30 = 188
RISCV_REG_F31 = 189
RISCV_REG_PC = 190
RISCV_REG_ENDING = 191
// Alias registers
RISCV_REG_ZERO = 1
@ -124,36 +251,36 @@ const (
RISCV_REG_T4 = 30
RISCV_REG_T5 = 31
RISCV_REG_T6 = 32
RISCV_REG_FT0 = 33
RISCV_REG_FT1 = 34
RISCV_REG_FT2 = 35
RISCV_REG_FT3 = 36
RISCV_REG_FT4 = 37
RISCV_REG_FT5 = 38
RISCV_REG_FT6 = 39
RISCV_REG_FT7 = 40
RISCV_REG_FS0 = 41
RISCV_REG_FS1 = 42
RISCV_REG_FA0 = 43
RISCV_REG_FA1 = 44
RISCV_REG_FA2 = 45
RISCV_REG_FA3 = 46
RISCV_REG_FA4 = 47
RISCV_REG_FA5 = 48
RISCV_REG_FA6 = 49
RISCV_REG_FA7 = 50
RISCV_REG_FS2 = 51
RISCV_REG_FS3 = 52
RISCV_REG_FS4 = 53
RISCV_REG_FS5 = 54
RISCV_REG_FS6 = 55
RISCV_REG_FS7 = 56
RISCV_REG_FS8 = 57
RISCV_REG_FS9 = 58
RISCV_REG_FS10 = 59
RISCV_REG_FS11 = 60
RISCV_REG_FT8 = 61
RISCV_REG_FT9 = 62
RISCV_REG_FT10 = 63
RISCV_REG_FT11 = 64
RISCV_REG_FT0 = 158
RISCV_REG_FT1 = 159
RISCV_REG_FT2 = 160
RISCV_REG_FT3 = 161
RISCV_REG_FT4 = 162
RISCV_REG_FT5 = 163
RISCV_REG_FT6 = 164
RISCV_REG_FT7 = 165
RISCV_REG_FS0 = 166
RISCV_REG_FS1 = 167
RISCV_REG_FA0 = 168
RISCV_REG_FA1 = 169
RISCV_REG_FA2 = 170
RISCV_REG_FA3 = 171
RISCV_REG_FA4 = 172
RISCV_REG_FA5 = 173
RISCV_REG_FA6 = 174
RISCV_REG_FA7 = 175
RISCV_REG_FS2 = 176
RISCV_REG_FS3 = 177
RISCV_REG_FS4 = 178
RISCV_REG_FS5 = 179
RISCV_REG_FS6 = 180
RISCV_REG_FS7 = 181
RISCV_REG_FS8 = 182
RISCV_REG_FS9 = 183
RISCV_REG_FS10 = 184
RISCV_REG_FS11 = 185
RISCV_REG_FT8 = 186
RISCV_REG_FT9 = 187
RISCV_REG_FT10 = 188
RISCV_REG_FT11 = 189
)

123
bindings/go/unicorn/s390x_const.go Normal file
View File

@ -0,0 +1,123 @@
package unicorn
// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT [s390x_const.go]
const (
// S390X CPU
CPU_S390X_Z900 = 0
CPU_S390X_Z900_2 = 1
CPU_S390X_Z900_3 = 2
CPU_S390X_Z800 = 3
CPU_S390X_Z990 = 4
CPU_S390X_Z990_2 = 5
CPU_S390X_Z990_3 = 6
CPU_S390X_Z890 = 7
CPU_S390X_Z990_4 = 8
CPU_S390X_Z890_2 = 9
CPU_S390X_Z990_5 = 10
CPU_S390X_Z890_3 = 11
CPU_S390X_Z9EC = 12
CPU_S390X_Z9EC_2 = 13
CPU_S390X_Z9BC = 14
CPU_S390X_Z9EC_3 = 15
CPU_S390X_Z9BC_2 = 16
CPU_S390X_Z10EC = 17
CPU_S390X_Z10EC_2 = 18
CPU_S390X_Z10BC = 19
CPU_S390X_Z10EC_3 = 20
CPU_S390X_Z10BC_2 = 21
CPU_S390X_Z196 = 22
CPU_S390X_Z196_2 = 23
CPU_S390X_Z114 = 24
CPU_S390X_ZEC12 = 25
CPU_S390X_ZEC12_2 = 26
CPU_S390X_ZBC12 = 27
CPU_S390X_Z13 = 28
CPU_S390X_Z13_2 = 29
CPU_S390X_Z13S = 30
CPU_S390X_Z14 = 31
CPU_S390X_Z14_2 = 32
CPU_S390X_Z14ZR1 = 33
CPU_S390X_GEN15A = 34
CPU_S390X_GEN15B = 35
CPU_S390X_QEMU = 36
CPU_S390X_MAX = 37
// S390X registers
S390X_REG_INVALID = 0
// General purpose registers
S390X_REG_R0 = 1
S390X_REG_R1 = 2
S390X_REG_R2 = 3
S390X_REG_R3 = 4
S390X_REG_R4 = 5
S390X_REG_R5 = 6
S390X_REG_R6 = 7
S390X_REG_R7 = 8
S390X_REG_R8 = 9
S390X_REG_R9 = 10
S390X_REG_R10 = 11
S390X_REG_R11 = 12
S390X_REG_R12 = 13
S390X_REG_R13 = 14
S390X_REG_R14 = 15
S390X_REG_R15 = 16
// Floating point registers
S390X_REG_F0 = 17
S390X_REG_F1 = 18
S390X_REG_F2 = 19
S390X_REG_F3 = 20
S390X_REG_F4 = 21
S390X_REG_F5 = 22
S390X_REG_F6 = 23
S390X_REG_F7 = 24
S390X_REG_F8 = 25
S390X_REG_F9 = 26
S390X_REG_F10 = 27
S390X_REG_F11 = 28
S390X_REG_F12 = 29
S390X_REG_F13 = 30
S390X_REG_F14 = 31
S390X_REG_F15 = 32
S390X_REG_F16 = 33
S390X_REG_F17 = 34
S390X_REG_F18 = 35
S390X_REG_F19 = 36
S390X_REG_F20 = 37
S390X_REG_F21 = 38
S390X_REG_F22 = 39
S390X_REG_F23 = 40
S390X_REG_F24 = 41
S390X_REG_F25 = 42
S390X_REG_F26 = 43
S390X_REG_F27 = 44
S390X_REG_F28 = 45
S390X_REG_F29 = 46
S390X_REG_F30 = 47
S390X_REG_F31 = 48
// Access registers
S390X_REG_A0 = 49
S390X_REG_A1 = 50
S390X_REG_A2 = 51
S390X_REG_A3 = 52
S390X_REG_A4 = 53
S390X_REG_A5 = 54
S390X_REG_A6 = 55
S390X_REG_A7 = 56
S390X_REG_A8 = 57
S390X_REG_A9 = 58
S390X_REG_A10 = 59
S390X_REG_A11 = 60
S390X_REG_A12 = 61
S390X_REG_A13 = 62
S390X_REG_A14 = 63
S390X_REG_A15 = 64
S390X_REG_PC = 65
S390X_REG_ENDING = 66
// Alias registers
)

9
bindings/go/unicorn/unicorn_const.go
View File

@ -4,11 +4,15 @@ const (
API_MAJOR = 2
API_MINOR = 0
API_PATCH = 0
API_EXTRA = 5
VERSION_MAJOR = 2
VERSION_MINOR = 0
VERSION_EXTRA = 0
VERSION_PATCH = 0
VERSION_EXTRA = 5
SECOND_SCALE = 1000000
MILISECOND_SCALE = 1000
ARCH_ARM = 1
@ -19,7 +23,8 @@ const (
ARCH_SPARC = 6
ARCH_M68K = 7
ARCH_RISCV = 8
ARCH_MAX = 9
ARCH_S390X = 9
ARCH_MAX = 10
MODE_LITTLE_ENDIAN = 0
MODE_BIG_ENDIAN = 1073741824