yizhi-js-lib/favicon-trap
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Implement coprocessor register read/write for arm

Browse Source
This commit is contained in:
lazymio
2022-02-11 21:45:37 +01:00
parent 236848a45a
commit 8bc1489210
4 changed files with 152 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
tests/unit/test_arm.c
View File

@ -592,6 +592,29 @@ static void test_arm_mem_access_abort()
OK(uc_close(uc));
}
static void test_arm_read_sctlr()
{
uc_engine *uc;
uc_arm_cp_reg reg;
OK(uc_open(UC_ARCH_ARM, UC_MODE_ARM, &uc));
// SCTLR. See arm reference.
reg.cp = 15;
reg.is64 = 0;
reg.sec = 0;
reg.crn = 1;
reg.crm = 0;
reg.opc1 = 0;
reg.opc2 = 0;
OK(uc_reg_read(uc, UC_ARM_REG_CP_REG, &reg));
TEST_CHECK((uint32_t)((reg.val >> 31) & 1) == 0);
OK(uc_close(uc));
}
TEST_LIST = {{"test_arm_nop", test_arm_nop},
{"test_arm_thumb_sub", test_arm_thumb_sub},
{"test_armeb_sub", test_armeb_sub},
@ -609,4 +632,5 @@ TEST_LIST = {{"test_arm_nop", test_arm_nop},
{"test_arm_mrc", test_arm_mrc},
{"test_arm_hflags_rebuilt", test_arm_hflags_rebuilt},
{"test_arm_mem_access_abort", test_arm_mem_access_abort},
{"test_arm_read_sctlr", test_arm_read_sctlr},
{NULL, NULL}};