|
|
84d99412bc
|
memleak: Fix Sparc memory leak
|
2016-10-03 14:23:27 -05:00 |
|
|
|
cb615fdba7
|
remove uc->cpus
|
2016-09-23 07:38:21 -07:00 |
|
|
|
c61aff1dbe
|
mips: remove an unused variable
|
2016-07-15 15:12:15 +08:00 |
|
|
|
27e0699ef5
|
mips: Fix memleak
|
2016-07-09 20:16:00 -05:00 |
|
|
|
3a742fb6f6
|
fix conflicts when merging no-thread to master
|
2016-04-23 10:06:57 +08:00 |
|
|
|
9467254fc0
|
strip out per cpu thread code
|
2016-03-25 17:24:28 -07:00 |
|
|
|
36e53ad8a1
|
Fix arm & arm64 memleaks
|
2016-01-31 16:22:20 -06:00 |
|
|
|
2f297bdd3a
|
handle some errors properly so avoid exit() during initialization. this fixes issue #237
|
2015-11-12 01:43:41 +08:00 |
|
|
|
d6b9c31dc9
|
sparc: more cleanup
|
2015-09-16 16:04:12 +07:00 |
|
|
|
893e6abcbd
|
first atttempt at SPARC64 fixes, no longer SEGV's, set CPU model to: Sun UltraSparc IV
|
2015-09-15 23:12:03 -07:00 |
|
|
|
18b6680e96
|
mips: disable debug output
|
2015-09-08 23:56:25 +08:00 |
|
|
|
6c132bc673
|
arm: fix #114 by enabling cortex-a15 model. FIXME: enable this on demand with an API
|
2015-09-08 01:08:37 +08:00 |
|
|
|
344d016104
|
import
|
2015-08-21 15:04:50 +08:00 |
|
