Files
favicon-trap/tests/regress
Elton G 47150b6df3 reg_read and reg_write now work with registers W0 through W30 in Aarch64 (#716)
* reg_read and reg_write now work with registers W0 through W30 in Aarch64 emulaton

* Added a regress test for the ARM64 reg_read and reg_write on 32-bit registers (W0-W30)
Added a new macro in uc_priv.h (WRITE_DWORD_TO_QWORD), in order to write to the lower 32 bits of a 64 bit value without overwriting the whole value when using reg_write

* Fixed WRITE_DWORD macro

reg_write would zero out the high order bits when writing to 32 bit registers

e.g. uc.reg_write(UC_X86_REG_EAX, 0) would also set register RAX to zero
2017-01-15 20:13:35 +08:00
..
2016-06-16 09:27:47 +08:00
2015-09-21 20:47:45 -05:00
2016-01-10 23:51:11 -08:00
2016-11-19 17:17:48 +08:00
2015-09-21 20:47:45 -05:00
2015-09-21 20:47:45 -05:00
2016-11-19 17:17:48 +08:00
2016-11-19 17:17:48 +08:00
2015-09-21 20:47:45 -05:00
2015-09-21 20:47:45 -05:00
2015-09-21 20:47:45 -05:00
2016-07-09 10:50:21 +08:00
2016-02-18 06:29:59 -08:00
2016-03-08 08:55:55 +08:00
2016-12-26 14:16:56 +08:00
2015-09-21 20:47:45 -05:00
2016-11-19 17:17:48 +08:00
2016-11-19 17:17:48 +08:00
2016-11-19 17:17:48 +08:00
2016-01-05 18:02:54 +02:00
2015-09-21 20:47:45 -05:00
2015-09-21 20:47:45 -05:00
2015-09-30 14:46:55 +08:00
2016-07-05 11:10:39 -05:00
2015-09-21 20:47:45 -05:00
2016-11-19 17:17:48 +08:00
2015-11-02 23:23:02 +01:00
2015-09-21 20:47:45 -05:00
2015-09-21 20:47:45 -05:00
2015-11-12 15:30:19 +08:00
2016-01-01 10:44:08 +08:00
2016-11-19 17:17:48 +08:00
2016-11-19 17:17:48 +08:00
2016-05-04 08:42:53 +08:00
2015-09-21 20:47:45 -05:00
2015-09-21 20:47:45 -05:00
2015-09-21 20:47:45 -05:00
2016-03-27 11:26:57 +02:00