Files
favicon-trap/qemu
Charles Ferguson 99097cab4c Add implementation of access to the ARM SPSR register. (#1178)
The SPSR register is named within the Unicorn headers, but the code
to access it is absent. This means that it will always read as 0 and
ignore writes. This makes it harder to work with changes in processor
mode, as the usual way to return from a CPU exception is a
`MOVS pc, lr` for undefined instructions or `SUBS pc, lr, #4`
for most other aborts - which implicitly restores the CPSR from SPSR.

This change adds the access to the SPSR so that it can be read and
written as the caller might expect.
2020-01-02 09:42:01 +08:00
..
2017-01-18 15:23:40 +08:00
2019-09-08 16:44:16 +08:00
2019-09-08 16:44:16 +08:00
2018-08-03 11:15:14 +08:00
2015-08-21 15:04:50 +08:00
2015-08-21 15:04:50 +08:00
2015-08-21 15:04:50 +08:00
2020-01-01 09:56:55 +08:00
2019-07-31 15:43:06 +08:00
2017-02-24 20:34:52 +08:00
2019-09-08 16:44:16 +08:00
2015-08-21 15:04:50 +08:00
2015-08-21 15:04:50 +08:00
2017-01-19 14:52:30 +08:00
2017-01-21 21:50:12 +08:00
2015-08-21 15:04:50 +08:00
2017-02-24 10:39:36 +08:00
2015-08-21 15:04:50 +08:00
2015-08-21 15:04:50 +08:00
2017-01-20 16:46:58 +08:00
2015-08-21 15:04:50 +08:00
2017-01-21 00:13:21 +11:00
2019-10-05 15:11:46 +08:00
2015-08-21 15:04:50 +08:00
2015-08-21 15:04:50 +08:00
2015-08-21 15:04:50 +08:00