yizhi-js-lib/favicon-trap
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b9c0066a477a72f02089e085fd0bee34c1f00424
favicon-trap/bindings/java/unicorn/RiscvConst.java
lazymio b9c0066a47 Format and naming
2021-11-04 20:04:57 +01:00

163 lines
7.1 KiB
Java
Raw Blame History

// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT
package unicorn;
public interface RiscvConst {
// RISCV32 CPU
public static final int UC_CPU_RISCV32_ANY = 0;
public static final int UC_CPU_RISCV32_BASE32 = 1;
public static final int UC_CPU_RISCV32_SIFIVE_E31 = 2;
public static final int UC_CPU_RISCV32_SIFIVE_U34 = 3;
// RISCV64 CPU
public static final int UC_CPU_RISCV64_ANY = 0;
public static final int UC_CPU_RISCV64_BASE64 = 1;
public static final int UC_CPU_RISCV64_SIFIVE_E51 = 2;
public static final int UC_CPU_RISCV64_SIFIVE_U54 = 3;
// RISCV registers
public static final int UC_RISCV_REG_INVALID = 0;
// General purpose registers
public static final int UC_RISCV_REG_X0 = 1;
public static final int UC_RISCV_REG_X1 = 2;
public static final int UC_RISCV_REG_X2 = 3;
public static final int UC_RISCV_REG_X3 = 4;
public static final int UC_RISCV_REG_X4 = 5;
public static final int UC_RISCV_REG_X5 = 6;
public static final int UC_RISCV_REG_X6 = 7;
public static final int UC_RISCV_REG_X7 = 8;
public static final int UC_RISCV_REG_X8 = 9;
public static final int UC_RISCV_REG_X9 = 10;
public static final int UC_RISCV_REG_X10 = 11;
public static final int UC_RISCV_REG_X11 = 12;
public static final int UC_RISCV_REG_X12 = 13;
public static final int UC_RISCV_REG_X13 = 14;
public static final int UC_RISCV_REG_X14 = 15;
public static final int UC_RISCV_REG_X15 = 16;
public static final int UC_RISCV_REG_X16 = 17;
public static final int UC_RISCV_REG_X17 = 18;
public static final int UC_RISCV_REG_X18 = 19;
public static final int UC_RISCV_REG_X19 = 20;
public static final int UC_RISCV_REG_X20 = 21;
public static final int UC_RISCV_REG_X21 = 22;
public static final int UC_RISCV_REG_X22 = 23;
public static final int UC_RISCV_REG_X23 = 24;
public static final int UC_RISCV_REG_X24 = 25;
public static final int UC_RISCV_REG_X25 = 26;
public static final int UC_RISCV_REG_X26 = 27;
public static final int UC_RISCV_REG_X27 = 28;
public static final int UC_RISCV_REG_X28 = 29;
public static final int UC_RISCV_REG_X29 = 30;
public static final int UC_RISCV_REG_X30 = 31;
public static final int UC_RISCV_REG_X31 = 32;
// Floating-point registers
public static final int UC_RISCV_REG_F0 = 33;
public static final int UC_RISCV_REG_F1 = 34;
public static final int UC_RISCV_REG_F2 = 35;
public static final int UC_RISCV_REG_F3 = 36;
public static final int UC_RISCV_REG_F4 = 37;
public static final int UC_RISCV_REG_F5 = 38;
public static final int UC_RISCV_REG_F6 = 39;
public static final int UC_RISCV_REG_F7 = 40;
public static final int UC_RISCV_REG_F8 = 41;
public static final int UC_RISCV_REG_F9 = 42;
public static final int UC_RISCV_REG_F10 = 43;
public static final int UC_RISCV_REG_F11 = 44;
public static final int UC_RISCV_REG_F12 = 45;
public static final int UC_RISCV_REG_F13 = 46;
public static final int UC_RISCV_REG_F14 = 47;
public static final int UC_RISCV_REG_F15 = 48;
public static final int UC_RISCV_REG_F16 = 49;
public static final int UC_RISCV_REG_F17 = 50;
public static final int UC_RISCV_REG_F18 = 51;
public static final int UC_RISCV_REG_F19 = 52;
public static final int UC_RISCV_REG_F20 = 53;
public static final int UC_RISCV_REG_F21 = 54;
public static final int UC_RISCV_REG_F22 = 55;
public static final int UC_RISCV_REG_F23 = 56;
public static final int UC_RISCV_REG_F24 = 57;
public static final int UC_RISCV_REG_F25 = 58;
public static final int UC_RISCV_REG_F26 = 59;
public static final int UC_RISCV_REG_F27 = 60;
public static final int UC_RISCV_REG_F28 = 61;
public static final int UC_RISCV_REG_F29 = 62;
public static final int UC_RISCV_REG_F30 = 63;
public static final int UC_RISCV_REG_F31 = 64;
public static final int UC_RISCV_REG_PC = 65;
public static final int UC_RISCV_REG_ENDING = 66;
// Alias registers
public static final int UC_RISCV_REG_ZERO = 1;
public static final int UC_RISCV_REG_RA = 2;
public static final int UC_RISCV_REG_SP = 3;
public static final int UC_RISCV_REG_GP = 4;
public static final int UC_RISCV_REG_TP = 5;
public static final int UC_RISCV_REG_T0 = 6;
public static final int UC_RISCV_REG_T1 = 7;
public static final int UC_RISCV_REG_T2 = 8;
public static final int UC_RISCV_REG_S0 = 9;
public static final int UC_RISCV_REG_FP = 9;
public static final int UC_RISCV_REG_S1 = 10;
public static final int UC_RISCV_REG_A0 = 11;
public static final int UC_RISCV_REG_A1 = 12;
public static final int UC_RISCV_REG_A2 = 13;
public static final int UC_RISCV_REG_A3 = 14;
public static final int UC_RISCV_REG_A4 = 15;
public static final int UC_RISCV_REG_A5 = 16;
public static final int UC_RISCV_REG_A6 = 17;
public static final int UC_RISCV_REG_A7 = 18;
public static final int UC_RISCV_REG_S2 = 19;
public static final int UC_RISCV_REG_S3 = 20;
public static final int UC_RISCV_REG_S4 = 21;
public static final int UC_RISCV_REG_S5 = 22;
public static final int UC_RISCV_REG_S6 = 23;
public static final int UC_RISCV_REG_S7 = 24;
public static final int UC_RISCV_REG_S8 = 25;
public static final int UC_RISCV_REG_S9 = 26;
public static final int UC_RISCV_REG_S10 = 27;
public static final int UC_RISCV_REG_S11 = 28;
public static final int UC_RISCV_REG_T3 = 29;
public static final int UC_RISCV_REG_T4 = 30;
public static final int UC_RISCV_REG_T5 = 31;
public static final int UC_RISCV_REG_T6 = 32;
public static final int UC_RISCV_REG_FT0 = 33;
public static final int UC_RISCV_REG_FT1 = 34;
public static final int UC_RISCV_REG_FT2 = 35;
public static final int UC_RISCV_REG_FT3 = 36;
public static final int UC_RISCV_REG_FT4 = 37;
public static final int UC_RISCV_REG_FT5 = 38;
public static final int UC_RISCV_REG_FT6 = 39;
public static final int UC_RISCV_REG_FT7 = 40;
public static final int UC_RISCV_REG_FS0 = 41;
public static final int UC_RISCV_REG_FS1 = 42;
public static final int UC_RISCV_REG_FA0 = 43;
public static final int UC_RISCV_REG_FA1 = 44;
public static final int UC_RISCV_REG_FA2 = 45;
public static final int UC_RISCV_REG_FA3 = 46;
public static final int UC_RISCV_REG_FA4 = 47;
public static final int UC_RISCV_REG_FA5 = 48;
public static final int UC_RISCV_REG_FA6 = 49;
public static final int UC_RISCV_REG_FA7 = 50;
public static final int UC_RISCV_REG_FS2 = 51;
public static final int UC_RISCV_REG_FS3 = 52;
public static final int UC_RISCV_REG_FS4 = 53;
public static final int UC_RISCV_REG_FS5 = 54;
public static final int UC_RISCV_REG_FS6 = 55;
public static final int UC_RISCV_REG_FS7 = 56;
public static final int UC_RISCV_REG_FS8 = 57;
public static final int UC_RISCV_REG_FS9 = 58;
public static final int UC_RISCV_REG_FS10 = 59;
public static final int UC_RISCV_REG_FS11 = 60;
public static final int UC_RISCV_REG_FT8 = 61;
public static final int UC_RISCV_REG_FT9 = 62;
public static final int UC_RISCV_REG_FT10 = 63;
public static final int UC_RISCV_REG_FT11 = 64;
}
Reference in New Issue View Git Blame Copy Permalink