yizhi-js-lib/favicon-trap
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fix some gcc warnings

Browse Source
This commit is contained in:
Nguyen Anh Quynh
2018-07-25 12:38:15 +08:00
parent 2a240079d8
commit 86313650f9
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
qemu/target-arm/cpu64.c
View File

@ -163,8 +163,8 @@ static void aarch64_cpu_finalizefn(struct uc_struct *uc, Object *obj, void *opaq
static void aarch64_cpu_set_pc(CPUState *cs, vaddr value) static void aarch64_cpu_set_pc(CPUState *cs, vaddr value)
{ {
CPUARMState *env = cs->env_ptr; //CPUARMState *env = cs->env_ptr;
ARMCPU *cpu = ARM_CPU(env->uc, cs); ARMCPU *cpu = ARM_CPU(NULL, cs);
/* It's OK to look at env for the current mode here, because it's /* It's OK to look at env for the current mode here, because it's
* never possible for an AArch64 TB to chain to an AArch32 TB. * never possible for an AArch64 TB to chain to an AArch32 TB.
* (Otherwise we would need to use synchronize_from_tb instead.) * (Otherwise we would need to use synchronize_from_tb instead.)

4
qemu/target-arm/translate.c
View File

@ -2692,8 +2692,8 @@ static int disas_dsp_insn(DisasContext *s, uint32_t insn)
// on msvc, so is replaced with separate versions for the shift to perform. // on msvc, so is replaced with separate versions for the shift to perform.
//#define VFP_REG_SHR(x, n) (((n) > 0) ? (x) >> (n) : (x) << -(n)) //#define VFP_REG_SHR(x, n) (((n) > 0) ? (x) >> (n) : (x) << -(n))
#if 0 #if 0
//#define VFP_SREG(insn, bigbit, smallbit) \ #define VFP_SREG(insn, bigbit, smallbit) \
// ((VFP_REG_SHR(insn, bigbit - 1) & 0x1e) | (((insn) >> (smallbit)) & 1)) ((VFP_REG_SHR(insn, bigbit - 1) & 0x1e) | (((insn) >> (smallbit)) & 1))
#endif #endif
#define VFP_REG_SHR_NEG(insn, n) ((insn) << -(n)) #define VFP_REG_SHR_NEG(insn, n) ((insn) << -(n))