Format and naming
This commit is contained in:
@ -4,6 +4,8 @@ package unicorn;
|
||||
|
||||
public interface Arm64Const {
|
||||
|
||||
// ARM64 CPU
|
||||
|
||||
public static final int UC_CPU_AARCH64_A57 = 0;
|
||||
public static final int UC_CPU_AARCH64_A53 = 1;
|
||||
public static final int UC_CPU_AARCH64_A72 = 2;
|
||||
|
@ -4,6 +4,8 @@ package unicorn;
|
||||
|
||||
public interface ArmConst {
|
||||
|
||||
// ARM CPU
|
||||
|
||||
public static final int UC_CPU_ARM_926 = 0;
|
||||
public static final int UC_CPU_ARM_946 = 1;
|
||||
public static final int UC_CPU_ARM_1026 = 2;
|
||||
|
@ -4,6 +4,8 @@ package unicorn;
|
||||
|
||||
public interface M68kConst {
|
||||
|
||||
// M68K CPU
|
||||
|
||||
public static final int UC_CPU_M5206_CPU = 0;
|
||||
public static final int UC_CPU_M68000_CPU = 1;
|
||||
public static final int UC_CPU_M68020_CPU = 2;
|
||||
|
@ -4,6 +4,8 @@ package unicorn;
|
||||
|
||||
public interface MipsConst {
|
||||
|
||||
// MIPS32 CPUS
|
||||
|
||||
public static final int UC_CPU_MIPS32_4KC = 0;
|
||||
public static final int UC_CPU_MIPS32_4KM = 1;
|
||||
public static final int UC_CPU_MIPS32_4KECR1 = 2;
|
||||
@ -21,6 +23,8 @@ public interface MipsConst {
|
||||
public static final int UC_CPU_MIPS32_MIPS32R6_GENERIC = 14;
|
||||
public static final int UC_CPU_MIPS32_I7200 = 15;
|
||||
|
||||
// MIPS64 CPUS
|
||||
|
||||
public static final int UC_CPU_MIPS64_R4000 = 0;
|
||||
public static final int UC_CPU_MIPS64_VR5432 = 1;
|
||||
public static final int UC_CPU_MIPS64_5KC = 2;
|
||||
|
@ -4,6 +4,8 @@ package unicorn;
|
||||
|
||||
public interface PpcConst {
|
||||
|
||||
// PPC CPU
|
||||
|
||||
public static final int UC_CPU_PPC_401 = 0;
|
||||
public static final int UC_CPU_PPC_401A1 = 1;
|
||||
public static final int UC_CPU_PPC_401B2 = 2;
|
||||
@ -295,6 +297,8 @@ public interface PpcConst {
|
||||
public static final int UC_CPU_PPC_7447A_V1_2 = 288;
|
||||
public static final int UC_CPU_PPC_7457A_V1_2 = 289;
|
||||
|
||||
// PPC64 CPU
|
||||
|
||||
public static final int UC_CPU_PPC_E5500 = 0;
|
||||
public static final int UC_CPU_PPC_E6500 = 1;
|
||||
public static final int UC_CPU_PPC_970_V2_2 = 2;
|
||||
|
@ -4,11 +4,15 @@ package unicorn;
|
||||
|
||||
public interface RiscvConst {
|
||||
|
||||
// RISCV32 CPU
|
||||
|
||||
public static final int UC_CPU_RISCV32_ANY = 0;
|
||||
public static final int UC_CPU_RISCV32_BASE32 = 1;
|
||||
public static final int UC_CPU_RISCV32_SIFIVE_E31 = 2;
|
||||
public static final int UC_CPU_RISCV32_SIFIVE_U34 = 3;
|
||||
|
||||
// RISCV64 CPU
|
||||
|
||||
public static final int UC_CPU_RISCV64_ANY = 0;
|
||||
public static final int UC_CPU_RISCV64_BASE64 = 1;
|
||||
public static final int UC_CPU_RISCV64_SIFIVE_E51 = 2;
|
||||
|
@ -4,19 +4,23 @@ package unicorn;
|
||||
|
||||
public interface SparcConst {
|
||||
|
||||
public static final int UC_CPU_SPARC_FUJITSU_MB86904 = 0;
|
||||
public static final int UC_CPU_SPARC_FUJITSU_MB86907 = 1;
|
||||
public static final int UC_CPU_SPARC_TI_MICROSPARC_I = 2;
|
||||
public static final int UC_CPU_SPARC_TI_MICROSPARC_II = 3;
|
||||
public static final int UC_CPU_SPARC_TI_MICROSPARC_IIEP = 4;
|
||||
public static final int UC_CPU_SPARC_TI_SUPERSPARC_40 = 5;
|
||||
public static final int UC_CPU_SPARC_TI_SUPERSPARC_50 = 6;
|
||||
public static final int UC_CPU_SPARC_TI_SUPERSPARC_51 = 7;
|
||||
public static final int UC_CPU_SPARC_TI_SUPERSPARC_60 = 8;
|
||||
public static final int UC_CPU_SPARC_TI_SUPERSPARC_61 = 9;
|
||||
public static final int UC_CPU_SPARC_TI_SUPERSPARC_II = 10;
|
||||
public static final int UC_CPU_SPARC_LEON2 = 11;
|
||||
public static final int UC_CPU_SPARC_LEON3 = 12;
|
||||
// SPARC32 CPU
|
||||
|
||||
public static final int UC_CPU_SPARC32_FUJITSU_MB86904 = 0;
|
||||
public static final int UC_CPU_SPARC32_FUJITSU_MB86907 = 1;
|
||||
public static final int UC_CPU_SPARC32_TI_MICROSPARC_I = 2;
|
||||
public static final int UC_CPU_SPARC32_TI_MICROSPARC_II = 3;
|
||||
public static final int UC_CPU_SPARC32_TI_MICROSPARC_IIEP = 4;
|
||||
public static final int UC_CPU_SPARC32_TI_SUPERSPARC_40 = 5;
|
||||
public static final int UC_CPU_SPARC32_TI_SUPERSPARC_50 = 6;
|
||||
public static final int UC_CPU_SPARC32_TI_SUPERSPARC_51 = 7;
|
||||
public static final int UC_CPU_SPARC32_TI_SUPERSPARC_60 = 8;
|
||||
public static final int UC_CPU_SPARC32_TI_SUPERSPARC_61 = 9;
|
||||
public static final int UC_CPU_SPARC32_TI_SUPERSPARC_II = 10;
|
||||
public static final int UC_CPU_SPARC32_LEON2 = 11;
|
||||
public static final int UC_CPU_SPARC32_LEON3 = 12;
|
||||
|
||||
// SPARC64 CPU
|
||||
|
||||
public static final int UC_CPU_SPARC64_FUJITSU = 0;
|
||||
public static final int UC_CPU_SPARC64_FUJITSU_III = 1;
|
||||
|
@ -4,6 +4,8 @@ package unicorn;
|
||||
|
||||
public interface X86Const {
|
||||
|
||||
// X86 CPU
|
||||
|
||||
public static final int UC_CPU_X86_QEMU64 = 0;
|
||||
public static final int UC_CPU_X86_PHENOM = 1;
|
||||
public static final int UC_CPU_X86_CORE2DUO = 2;
|
||||
|
Reference in New Issue
Block a user