Fix the undefined shift
This commit is contained in:
@ -619,7 +619,7 @@ static void cpacr_write(CPUARMState *env, const ARMCPRegInfo *ri,
|
|||||||
*/
|
*/
|
||||||
if (cpu_isar_feature(aa32_vfp_simd, env_archcpu(env))) {
|
if (cpu_isar_feature(aa32_vfp_simd, env_archcpu(env))) {
|
||||||
/* VFP coprocessor: cp10 & cp11 [23:20] */
|
/* VFP coprocessor: cp10 & cp11 [23:20] */
|
||||||
mask |= (1 << 31) | (1 << 30) | (0xf << 20);
|
mask |= (1UL << 31) | (1 << 30) | (0xf << 20);
|
||||||
|
|
||||||
if (!arm_feature(env, ARM_FEATURE_NEON)) {
|
if (!arm_feature(env, ARM_FEATURE_NEON)) {
|
||||||
/* ASEDIS [31] bit is RAO/WI */
|
/* ASEDIS [31] bit is RAO/WI */
|
||||||
|
@ -37,7 +37,7 @@
|
|||||||
#define MIPS_DEBUG_DISAS 0
|
#define MIPS_DEBUG_DISAS 0
|
||||||
|
|
||||||
/* MIPS major opcodes */
|
/* MIPS major opcodes */
|
||||||
#define MASK_OP_MAJOR(op) (op & (0x3FL << 26))
|
#define MASK_OP_MAJOR(op) (op & (0x3FUL << 26))
|
||||||
|
|
||||||
enum {
|
enum {
|
||||||
/* indirect opcode tables */
|
/* indirect opcode tables */
|
||||||
|
Reference in New Issue
Block a user